Author of the publication

MNEMOSENE++: Scalable Multi-Tile Design with Enhanced Buffering and VGSOT-MRAM based Compute-in-Memory Crossbar Array.

, , , , , , , , , , and . ICECS, page 1-5. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Near-optimal replacement policies for shared caches in multicore processors., , , , and . J. Supercomput., 77 (10): 11756-11785 (2021)Exploiting reuse locality on inclusive shared last-level caches., , , and . ACM Trans. Archit. Code Optim., 9 (4): 38:1-38:19 (2013)Exposing Abstraction-Level Interactions with a Parallel Ray Tracer., , , , , , , , , and 7 other author(s). WCAE@ISCA, page 5:1-5:8. ACM, (2019)Effcient Handling of Lock Hand-off in DSM Multiprocessors with Buffering Coherence Controllers., , , , and . J. Comput. Sci. Technol., 27 (1): 75-91 (2012)Porting and Optimizing BWA-MEM2 Using the Fujitsu A64FX Processor., , , , and . IEEE ACM Trans. Comput. Biol. Bioinform., 20 (5): 3139-3153 (September 2023)ABS: A low-cost adaptive controller for prefetching in a banked shared last-level cache., , , , and . ACM Trans. Archit. Code Optim., 8 (4): 19:1-19:20 (2012)Software Demand, Hardware Supply., , , and . IEEE Micro, 26 (4): 72-82 (2006)L2C2: Last-Level Compressed-Cache NVM and a Procedure to Forecast Performance and Lifetime., , , , and . CoRR, (2022)Reuse Detector: Improving the Management of STT-RAM SLLCs., , , , , , , , , and 1 other author(s). CoRR, (2024)Filtering directory lookups in CMPs., , , and . Microprocess. Microsystems, 35 (8): 695-707 (2011)