Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Path delay fault diagnosis in combinational circuits with implicitfault enumeration., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (10): 1226-1235 (2001)LT-RTPG: a new test-per-scan BIST TPG for low switching activity., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (8): 1565-1574 (2006)Utilization of On-Line (Concurrent) Checkers During Built-In-Self-Test and Vice Versa., and . IEEE Trans. Computers, 45 (1): 63-73 (1996)A 1-GS/s 11-bit ADC With 55-dB SNDR, 250-mW Power Realized by a High Bandwidth Scalable Time-Interleaved Architecture., , and . IEEE J. Solid State Circuits, 41 (12): 2650-2657 (2006)Optimizing redundancy design for chip-multiprocessors for flexible utility functions., and . ITC, page 1-8. IEEE Computer Society, (2014)Switch-level delay test of domino logic circuits., , and . ITC, page 367-376. IEEE Computer Society, (2001)Design and test of latch-based circuits to maximize performance, yield, and delay test quality., and . ITC, page 94-103. IEEE Computer Society, (2010)ERTG: A test generator for error-rate testing., and . ITC, page 1-10. IEEE Computer Society, (2007)BIST TPG for Combinational Cluster (Glue Logic) Interconnect Testing at Board Level., and . Asian Test Symposium, page 244-252. IEEE Computer Society, (1998)BIST Test Pattern Generators for Stuck-Open and Delay Testing., and . EDAC-ETC-EUROASIC, page 289-296. IEEE Computer Society, (1994)