Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Efficient Hardware Architectures for 1D- and MD-LSTM Networks.

V. Rybalkin, C. Sudarshan, C. Weis, J. Lappas, N. Wehn, and L. Cheng. J. Signal Process. Syst., 92 (11): 1219-1245 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Vladimir Dyakonov

Vladimir Bondarev

Vladimir Zonine

Vladimir Milutinovi

Vladimir Spokoiny

Other publications of authors with the same name

iDocChip - A Configurable Hardware Architecture for Historical Document Image Processing: Text Line Extraction.M. Tekleyohannes, V. Rybalkin, M. Ghaffar, N. Wehn, and A. Dengel. ReConFig, page 1-8. IEEE, (2019)Efficient Hardware Architectures for 1D- and MD-LSTM Networks.V. Rybalkin, C. Sudarshan, C. Weis, J. Lappas, N. Wehn, and L. Cheng. J. Signal Process. Syst., 92 (11): 1219-1245 (2020)iDocChip: A Configurable Hardware Architecture for Historical Document Image Processing.M. Tekleyohannes, V. Rybalkin, M. Ghaffar, J. Varela, N. Wehn, and A. Dengel. Int. J. Parallel Program., 49 (2): 253-284 (2021)When Massive GPU Parallelism Ain't Enough: A Novel Hardware Architecture of 2D-LSTM Neural Network.V. Rybalkin, J. Ney, M. Tekleyohannes, and N. Wehn. ACM Trans. Reconfigurable Technol. Syst., 15 (1): 2:1-2:35 (2022)Correction to: Efficient Hardware Architectures for 1D- and MD-LSTM Networks.V. Rybalkin, C. Sudarshan, C. Weis, J. Lappas, N. Wehn, and L. Cheng. J. Signal Process. Syst., 93 (12): 1467 (2021)Embedded Face Recognition for Personalized Services in the Assistive Robotics.I. Walter, J. Ney, T. Hotfilter, V. Rybalkin, J. Höfer, N. Wehn, and J. Becker. PKDD/ECML Workshops (1), volume 1524 of Communications in Computer and Information Science, page 339-350. Springer, (2021)Efficient hardware accleration of recurrent neural networks = Effiziente Hardwarebeschleunigung rekurrenter neuronaler Netze.V. Rybalkin. Kaiserslautern University of Technology, Germany, (2022)When Massive GPU Parallelism Ain't Enough: A Novel Hardware Architecture of 2D-LSTM Neural Network.V. Rybalkin, and N. Wehn. FPGA, page 111-121. ACM, (2020)iDocChip: A Configurable Hardware Accelerator for an End-to-End Historical Document Image Processing.M. Tekleyohannes, V. Rybalkin, M. Ghaffar, J. Varela, N. Wehn, and A. Dengel. J. Imaging, 7 (9): 175 (2021)Real-Time Energy Efficient Hand Pose Estimation: A Case Study.M. Koutayni, V. Rybalkin, J. Malik, A. Elhayek, C. Weis, G. Reis, N. Wehn, and D. Stricker. Sensors, 20 (10): 2828 (2020)

BibSonomy

Disambiguation of "Rybalkin, Vladimir"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Efficient Hardware Architectures for 1D- and MD-LSTM Networks.

Please choose a person to relate this publication to

Vladimir Dyakonov

Vladimir Bondarev

Vladimir Zonine

Vladimir Milutinovi

Vladimir Spokoiny

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Rybalkin, Vladimir"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Efficient Hardware Architectures for 1D- and MD-LSTM Networks.

Please choose a person to relate this publication to

Vladimir Dyakonov

Vladimir Bondarev

Vladimir Zonine

Vladimir Milutinovi

Vladimir Spokoiny

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Efficient Hardware Architectures for 1D- and MD-LSTM Networks.