( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A novel high throughput reconfigurable FPGA architecture.

, , , и . FPGA, стр. 22-29. ACM, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Malgorzata Sadowska-Rybak

Agnieszka Sadowska

Katja Marek

Rekonstruktion und Kulturgesellschaft. Uni Kassel, (2009)

Malgorzata Ritter

Malgorzata Broncel

 

Другие публикации лиц с тем же именем

Aggressor alignment for worst-case crosstalk noise., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (5): 612-621 (2001)The crossing distribution problem IC layout., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (4): 423-433 (1995)A new reasoning scheme for efficient redundancy addition and removal., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (7): 945-951 (2003)Eliminating false positives in crosstalk noise analysis., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (9): 1406-1419 (2005)Timing-Aware Power-Noise Reduction in Placement., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (3): 527-541 (2007)On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (2): 229-241 (2011)Technology mapping for TLU FPGAs based on decomposition of binary decision diagrams., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 15 (10): 1226-1236 (1996)Clock network sizing via sequential linear programming with time-domain analysis., и . ISPD, стр. 182-189. ACM, (2004)Pre-layout wire length and congestion estimation., и . DAC, стр. 582-587. ACM, (2004)Buffer sizing for clock power minimization subject to general skew constraints., и . DAC, стр. 159-164. ACM, (2004)