( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Eliminating false positives in crosstalk noise analysis.

, , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (9): 1406-1419 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Malgorzata Sadowska-Rybak

Agnieszka Sadowska

Katja Marek

Rekonstruktion und Kulturgesellschaft. Uni Kassel, (2009)

Malgorzata Ritter

Malgorzata Broncel

 

Другие публикации лиц с тем же именем

Vertical Slit Field Effect Transistor in ultra-low power applications., , и . ISQED, стр. 384-390. IEEE, (2012)Boolean Functions Classification via Fixed Polarity Reed-Muller Forms., и . IEEE Trans. Computers, 46 (2): 173-186 (1997)AFD-based method for signal line EM reliability evaluation., и . ISQED, стр. 443-449. IEEE, (2016)Minimal Delay Interconnect Design Using Alphabetic Trees., и . DAC, стр. 392-396. ACM Press, (1994)Aggressor alignment for worst-case crosstalk noise., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (5): 612-621 (2001)The crossing distribution problem IC layout., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (4): 423-433 (1995)A new reasoning scheme for efficient redundancy addition and removal., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (7): 945-951 (2003)Eliminating false positives in crosstalk noise analysis., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (9): 1406-1419 (2005)Timing-Aware Power-Noise Reduction in Placement., и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (3): 527-541 (2007)On Cell Layout-Performance Relationships in VeSFET-Based, High-Density Regular Circuits., , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (2): 229-241 (2011)