( en | de | ru )

 

Disambiguation of "Marek-Sadowska, Malgorzata"

Author of the publication

copydeleteadd this publication to your clipboard
Latency and Latch Count Minimization in Wave Steered Circuits.

, , and . DAC, page 383-388. ACM, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Malgorzata Sadowska-Rybak

Agnieszka Sadowska

Katja Marek

Rekonstruktion und Kulturgesellschaft. Uni Kassel, (2009)

Malgorzata Broncel

Malgorzata Ritter

 

Other publications of authors with the same name

Boolean Functions Classification via Fixed Polarity Reed-Muller Forms., and . IEEE Trans. Computers, 46 (2): 173-186 (1997)Delay and Area Optimization in Standard-Cell Design., , and . DAC, page 349-352. IEEE Computer Society Press, (1990)Clock network sizing via sequential linear programming with time-domain analysis., and . ISPD, page 182-189. ACM, (2004)System-Level Floorplan-Aware Analysis of Integrated CPU-GPUs., and . DAC, page 137:1-137:6. ACM, (2014)Pre-layout wire length and congestion estimation., and . DAC, page 582-587. ACM, (2004)Buffer sizing for clock power minimization subject to general skew constraints., and . DAC, page 159-164. ACM, (2004)Aggressor alignment for worst-case crosstalk noise., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (5): 612-621 (2001)The crossing distribution problem IC layout., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (4): 423-433 (1995)A new reasoning scheme for efficient redundancy addition and removal., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 22 (7): 945-951 (2003)Eliminating false positives in crosstalk noise analysis., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (9): 1406-1419 (2005)