From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A 9-bit 500-MS/s 2-bit/cycle SAR ADC With Error-Tolerant Interpolation Technique., , , , , , и . IEEE J. Solid State Circuits, 57 (5): 1492-1503 (2022)COVID-19 Testing and Diagnostics: A Review of Commercialized Technologies for Cost, Convenience and Quality of Tests., , , , , и . Sensors, 21 (19): 6581 (2021)A Sub-fs-FoM Digital LDO Using PMOS and NMOS Arrays With Fully Integrated 7.2-pF Total Capacitance., , , , , и . IEEE J. Solid State Circuits, 55 (6): 1624-1636 (2020)An 11-b 100-MS/s Fully Dynamic Pipelined ADC Using a High-Linearity Dynamic Amplifier., , , , , и . IEEE J. Solid State Circuits, 55 (9): 2468-2477 (2020)3-Gb/s High-Speed True Random Number Generator Using Common-Mode Operating Comparator and Sampling Uncertainty of D Flip-Flop., , , и . IEEE J. Solid State Circuits, 52 (2): 605-610 (2017)Involvement of the anterior cingulate and frontoinsular cortices in rapid processing of salient facial emotional information., , , , , , , , , и . NeuroImage, 54 (3): 2539-2546 (2011)A 1 MS/s 9.15 ENOB Low-Power SAR ADC with Triple-Charge-Sharing Technique., , , , , , и . ISOCC, стр. 1-2. IEEE, (2020)Scan4CFU: Low-cost, open-source bacterial colony tracking over large areas and extended incubation times, , , и . HardwareX, (октября 2021)A Scalable Bandwidth Mismatch Calibration Technique for Time-Interleaved ADCs., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (11): 1889-1897 (2016)A Capacitively Coupled CT Δ ΣM With Chopping Artifacts Rejection for Sensor Readout ICs., , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (8): 3242-3253 (2021)