( en | de | ru )

 

Disambiguation of "Leupers, Rainer"

Author of the publication

copydeleteadd this publication to your clipboard
ZuSE KI-AVF

, , , , , , , , , , , , , , , , , , , , , , , , , , , and . (2023)
DOI: 10.23919/date56975.2023.10136978

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Rainer Leupers

Rainer Leupers

Rainer Leupers

Rainer Melzer

Multimerisierung und DNA-Bindung homöotischer Proteine der Blütenbildung. Uni Jena, (2009)

Rainer Nustede

In-vitro-Proliferationsverhalten pädiatrischer Tumorzelllinien nach zweistündiger Exposition mit Kohlenstoffdioxid, Helium und Raumluft. MedH Hannover, (2009)
 

Other publications of authors with the same name

A flexible MCMC detector ASIC., , , , and . ISOCC, page 285-286. IEEE, (2016)Split-cost communication model for improved MPSoC application mapping., , , , and . ISSoC, page 1-8. IEEE, (2013)Software Compilation Techniques for MPSoCs., , and . Handbook of Signal Processing Systems, Springer, (2010)VLSI implementation of LS-SVM training and classification using entropy based subset-selection., , , and . ISCAS, page 1-4. IEEE, (2017)Fully Virtual Rapid ADAS Prototyping via a Joined Multi-domain Co-simulation Ecosystem., , , , , and . VEHITS, page 59-69. SciTePress, (2018)A Scalable VLSI Architecture for Soft-Input Soft-Output Depth-First Sphere Decoding, , , , and . CoRR, (2009)Deceptive Logic Locking for Hardware Integrity Protection Against Machine Learning Attacks., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (6): 1716-1729 (2022)QTFlow: Quantitative Timing-Sensitive Information Flow for Security-Aware Hardware Design on RTL., , , , , , and . CoRR, (2024)NeuroHammer: Inducing Bit-Flips in Memristive Crossbar Memories., , , , , , , , and . CoRR, (2021)Architecture, Dataflow and Physical Design Implications of 3D-ICs for DNN-Accelerators., , , , , , and . CoRR, (2020)