Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Fusing In-storage and Near-storage Acceleration of Convolutional Neural Networks.

I. Okafor, A. Ramanathan, N. Challapalle, Z. Li, and V. Narayanan. ACM J. Emerg. Technol. Comput. Syst., 20 (1): 1:1-1:22 (January 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Challapalle, Nagadastagiri

add a person with the name Challapalle, Nagadastagiri

Other publications of authors with the same name

GRAPHIC: Gather and Process Harmoniously in the Cache With High Parallelism and Flexibility.Y. Chen, M. Lee, G. Dai, M. Zhou, N. Challapalle, T. Wang, Y. Yu, Y. Liu, Y. Wang, H. Yang and 2 other author(s). IEEE Trans. Emerg. Top. Comput., 12 (1): 84-96 (January 2024)X-VS: Crossbar-Based Processing-in-Memory Architecture for Video Summarization.N. Challapalle, M. Chandran, S. Rampalli, and V. Narayanan. ISVLSI, page 592-597. IEEE, (2020)FARM: A Flexible Accelerator for Recurrent and Memory Augmented Neural Networks.N. Challapalle, S. Rampalli, N. Jao, A. Ramanathan, J. Sampson, and V. Narayanan. J. Signal Process. Syst., 92 (11): 1247-1261 (2020)ISKEVA: in-SSD key-value database engine for video analytics applications.Y. Zheng, J. Fixelle, N. Challapalle, P. Huo, Z. Shen, Z. Shao, M. Stan, and V. Narayanan. LCTES, page 50-60. ACM, (2022)GaaS-X: Graph Analytics Accelerator Supporting Sparse Data Representation using Crossbar Architectures.N. Challapalle, S. Rampalli, L. Song, N. Chandramoorthy, K. Swaminathan, J. Sampson, Y. Chen, and V. Narayanan. ISCA, page 433-445. IEEE, (2020)IMC-Sort: In-Memory Parallel Sorting Architecture using Hybrid Memory Cube.Z. Li, N. Challapalle, A. Ramanathan, and V. Narayanan. ACM Great Lakes Symposium on VLSI, page 45-50. ACM, (2020)Ternary In-Memory Computing with Cryogenic Quantum Anomalous Hall Effect Memories.A. Govindankutty, S. Alam, S. Das, N. Challapalle, A. Aziz, and S. George. ACM Great Lakes Symposium on VLSI, page 521-526. ACM, (2023)Crossbar based Processing in Memory Accelerator Architecture for Graph Convolutional Networks.N. Challapalle, K. Swaminathan, N. Chandramoorthy, and V. Narayanan. ICCAD, page 1-9. IEEE, (2021)PSB-RNN: A Processing-in-Memory Systolic Array Architecture using Block Circulant Matrices for Recurrent Neural Networks.N. Challapalle, S. Rampalli, M. Chandran, G. Kalsi, S. Subramoney, J. Sampson, and V. Narayanan. DATE, page 180-185. IEEE, (2020)Fusing In-storage and Near-storage Acceleration of Convolutional Neural Networks.I. Okafor, A. Ramanathan, N. Challapalle, Z. Li, and V. Narayanan. ACM J. Emerg. Technol. Comput. Syst., 20 (1): 1:1-1:22 (January 2024)

BibSonomy

Disambiguation of "Challapalle, Nagadastagiri"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Fusing In-storage and Near-storage Acceleration of Convolutional Neural Networks.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Challapalle, Nagadastagiri"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Fusing In-storage and Near-storage Acceleration of Convolutional Neural Networks.

Please choose a person to relate this publication to

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Fusing In-storage and Near-storage Acceleration of Convolutional Neural Networks.