( en | de | ru )

 

Disambiguation of "Couroussé, Damien"

Author of the publication

copydeleteadd this publication to your clipboard
A Tale of Resilience: On the Practical Security of Masked Software Implementations.

, , , and . IEEE Access, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Damien Couroussé

Damien Guironnet

Catalytic polymerization of acrylates and in supercritical carbon dioxide. Uni Konstanz, (2009)

Damien Neyret

Damien Ciabrini

Damien Cassou

 

Other publications of authors with the same name

MAFIA: Protecting the Microarchitecture of Embedded Systems Against Fault Injection Attacks., , and . IACR Cryptol. ePrint Arch., (2023)Inference of Robust Reachability Constraints., , , , and . Proc. ACM Program. Lang., 8 (POPL): 2731-2760 (January 2024)Automated software protection for the masses against side-channel attacks., , , and . IACR Cryptology ePrint Archive, (2018)Idols with Feet of Clay: On the Security of Bootloaders and Firmware Updaters for the IoT., and . NEWCAS, page 1-4. IEEE, (2019)Lightweight, Dynamic, and Flexible Cipher Scheme for Wireless and Mobile Networks., and . ADHOCNETS, volume 155 of Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, page 225-236. Springer, (2015)τ C: C with Process Network Extensions for Embedded Manycores., , and . ICCS, volume 29 of Procedia Computer Science, page 1100-1112. Elsevier, (2014)Exploration of Fault Effects on Formal RISC-V Microarchitecture Models., , , , and . FDTC, page 73-83. IEEE, (2022)Automatic Application of Software Countermeasures Against Physical Attacks., , , , , , and . Cyber-Physical Systems Security, Springer, (2018)Software acceleration of floating-point multiplication using runtime code generation - Student paper., and . ICEAC, page 18-23. IEEE, (2013)Fault-Resistant Partitioning of Secure CPUs for System Co-Verification against Faults., , , , , , , , and . IACR Cryptol. ePrint Arch., (2024)