Author of the publication

ALGORITHMIC AND ARCHITECTURAL OPTIMIZATION OF A 3D RECONSTRUCTION MEDICAL IMAGES ALGORITHM FOR A HARDWARE IMPLEMENTATION

, , , , , , and . International Journal of Computer Science, Engineering and Information Technology (IJCSEIT), 2 (2): 19-29 (April 2012)
DOI: 10.5121/ijcseit.2012.2203

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

LVQ neural network optimized implementation on FPGA devices with multiple-wordlength operations for real-time systems., , , and . Neural Comput. Appl., 29 (2): 509-528 (2018)Integration of Optimization Approach Based on Multiple Wordlength Operation Grouping in the AAA Methodology for Real-Time Systems: LVQ Implementation., , , , and . Int. J. Embed. Real Time Commun. Syst., 5 (1): 37-60 (2014)Implementation of a low-power LVQ architecture on FPGA., , and . IET Circuits Devices Syst., 11 (6): 597-604 (2017)Analytical dynamic power model for LUT based components., , and . DTIS, page 1-6. IEEE, (2012)ALGORITHMIC AND ARCHITECTURAL OPTIMIZATION OF A 3D RECONSTRUCTION MEDICAL IMAGES ALGORITHM FOR A HARDWARE IMPLEMENTATION, , , , , , and . International Journal of Computer Science, Engineering and Information Technology (IJCSEIT), 2 (2): 19-29 (April 2012)Power estimation model based on grouping components in field-programmable gate array circuit., , and . IET Circuits Devices Syst., 6 (6): 437-446 (2012)Implementation of an LVQ neural network with a variable size: algorithmic specification, architectural exploration and optimized implementation on FPGA devices., , , , and . Neural Comput. Appl., 19 (2): 283-297 (2010)A Parallel Reconfigurable Architecture for Scalable LVQ Neural Networks., , , and . Neural Process. Lett., 55 (3): 2521-2550 (June 2023)Hedi: Multi-width fixed-point coding based on reprogrammable hardware implementation of a multi-layer perceptron neural network for alertness classification., , , and . ISDA, page 610-614. IEEE, (2010)Implementation of a novel LVQ neural network architecture on FPGA., , , and . Int. J. Artif. Intell. Soft Comput., 2 (3): 163-173 (2010)