Author of the publication

A clock jitter insensitive multibit DAC architecture for high-performance low-power continuous-time ΣΔ modulators.

, , , , and . ICECS, page 958-961. IEEE, (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 16-port FCC-compliant 10GBase-T transmitter and hybrid with 76dBc SFDR up to 400MHz scalable to 48 ports., , , , , , and . ISSCC, page 412-413. IEEE, (2012)Increased jitter sensitivity in continuous- and discrete-time Sigma-Delta modulators due to finite opamp settling speed., , and . ISCAS (3), page 2543-2546. IEEE, (2005)Figure of merit based design strategy for low-power continuous-time Sigma-Delta modulators., , , and . ISCAS (4), page 233-236. IEEE, (2002)Behavioral Model for a High-Speed 2: 1 Analog Multiplexer., , , , , , , and . MWSCAS, page 1-4. IEEE, (2018)Channel analysis for a 6.4 Gb/s DDR5 data buffer receiver front-end., and . NEWCAS, page 109-112. IEEE, (2017)An UWB 18.5 GS/s Sampling Front-End for a 74 GS/s 5-bit ADC in 22nm FDSOI., and . NEWCAS, page 1-4. IEEE, (2019)A 0.4 pJ/bit NRZ Voltage Mode VCSEL Driver for up to 224 Gbit/s SWDM Links., , , , , , , and . OFC, page 1-3. IEEE, (2023)25Gbps Automotive Ethernet: System PHY Characterization of ESD Based EM Interferences., and . ETFA, page 1-6. IEEE, (2023)In-Vehicle Network Standards - Overview and Implementation Examples., , and . ISCAS, page 1023-1027. IEEE, (2022)Clock jitter insensitive continuous-time ΣΔ modulators., , and . ICECS, page 1049-1052. IEEE, (2001)