( en | de | ru )

 

Disambiguation of "Anantharajaiah, Nidhi"

Author of the publication

copydeleteadd this publication to your clipboard
Dynamic and scalable runtime block-based multicast routing for networks on chips.

, , , , and . NoCArc@MICRO, page 10:1-10:6. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nidhi Nuwal

Nidhi Gakhar

Nidhi Grover

Nidhi Jyotsana

Nidhi Narain

 

Other publications of authors with the same name

Dynamic and scalable runtime block-based multicast routing for networks on chips., , , , and . NoCArc@MICRO, page 10:1-10:6. ACM, (2019)Computational architectures for sonar array processing in autonomous rovers., , , , , and . Microprocess. Microsystems, (2016)Ant Colony Optimization Based NoCs for Flexible Spatial Isolation in Mixed Criticality Systems., , and . SoCC, page 248-253. IEEE, (2021)Multi-layered NoCs with Adaptive Routing for Mixed Criticality Systems., , and . ARC, volume 12700 of Lecture Notes in Computer Science, page 125-139. Springer, (2021)Reinforcement Learning Enabled Multi-Layered NoC for Mixed Criticality Systems., , , and . MCSoC, page 38-44. IEEE, (2023)A Network on Chip Adapter for Real-Time and Safety-Critical Applications., , , and . SoCC, page 39-44. IEEE, (2019)The impact of formulation of cost function in Task Mapping Problem on NoCs using bio-inspired based-metaheuristics., , , , and . Microprocess. Microsystems, (October 2022)In-NoC Circuits for Low-Latency Cache Coherence in Distributed Shared-Memory Architectures., , , , , and . MCSoC, page 138-145. IEEE Computer Society, (2018)LETSCOPE: Lifecycle Extensions Through Software-Defined Predictive Control of Power Electronics., , , , , , , , , and 3 other author(s). EUROCON, page 665-670. IEEE, (2023)DREAM: Distributed Reinforcement Learning Enabled Adaptive Mixed-Critical NoC., , , , and . ISVLSI, page 1-6. IEEE, (2023)