Author of the publication

Scalable Overlay Network Deployment for Dynamic Collaborative Groups.

, , , and . SAINT, page 102-109. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Scalable Overlay Network Deployment for Dynamic Collaborative Groups., , , and . SAINT, page 102-109. IEEE Computer Society, (2005)System-on-Chip Implementation of Trusted Execution Environment with Heterogeneous Architecture., , , , , , , and . HCS, page 1-16. IEEE, (2021)Library Implementation and Performance Analysis of GlobalPlatform TEE Internal API for Intel SGX and RISC-V Keystone., , , and . TrustCom, page 1200-1208. IEEE, (2020)An in vitro model of temporal enhancement of epithelium barrier permeability by low-energy shock waves without contrast agents., , , , , and . Medical Biol. Eng. Comput., 58 (9): 1987-1993 (2020)TS-Perf: General Performance Measurement of Trusted Execution Environment and Rich Execution Environment on Intel SGX, Arm TrustZone, and RISC-V Keystone., , , and . IEEE Access, (2021)Correlation Power Analysis Attack Resisted Cryptographic RISC-V SoC With Random Dynamic Frequency Scaling Countermeasure., , , , , and . IEEE Access, (2021)Quick Boot of Trusted Execution Environment With Hardware Accelerators., , , , , , and . IEEE Access, (2020)ChaCha20-Poly1305 Crypto Core Compatible with Transport Layer Security 1.3., , , , , , and . ISOCC, page 17-18. IEEE, (2021)Low-power high-performance 32-bit RISC-V microcontroller on 65-nm silicon-on-thin-BOX (SOTB)., , , , , , , , , and 1 other author(s). IEICE Electron. Express, 17 (20): 20200282 (2020)Analysis of Dielectrophoretic Properties of Cells by the use of the Uniform Field Gradient., , , , and . WAC, page 1-5. IEEE, (2018)