( en | de | ru )

 

Disambiguation of "Pomeranz, Irith"

Author of the publication

copydeleteadd this publication to your clipboard
On Interconnecting Circuits with Multiple Scan Chains for Improved Test Data Compression.

, and . VLSI Design, page 741-744. IEEE Computer Society, (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Irith Baumann

Irith Wiegand

Irith Bittmann

Alexander Pomeranz

Irith Bittmann

 

Other publications of authors with the same name

Storage Based Built-In Test Pattern Generation Method for Close-to-Functional Broadside Tests.. IOLTS, page 1-4. IEEE, (2020)RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation.. IEEE Trans. Very Large Scale Integr. Syst., 28 (8): 1930-1934 (2020)On n-detection test sets and variable n-detection test sets fortransition faults., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (3): 372-383 (2000)Multipattern Scan-Based Test Sets With Small Numbers of Primary Input Sequences.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 31 (2): 322-326 (2012)Using Dummy Bridging Faults to Define Reduced Sets of Target Faults., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (10): 2219-2227 (2006)Reverse Low-Power Broadside Tests.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (3): 742-746 (2020)Invisible-Scan: A Design-for-Testability Approach for Functional Test Sequences.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (12): 2357-2365 (2019)On the characterization and efficient computation of hard-to-detect bridging faults., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (12): 1640-1649 (2004)z-Diagnosis: A Framework for Diagnostic Fault Simulation and Test Generation Utilizing Subsets of Outputs., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (9): 1700-1712 (2007)On correction of multiple design errors., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (2): 255-264 (1995)