( en | de | ru )

 

Disambiguation of "Panda, Preeti Ranjan"

Author of the publication

copydeleteadd this publication to your clipboard
Power Optimization Techniques for DDR3 SDRAM.

, , , , , and . VLSID, page 310-315. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Preeti Bajaj

Satyananda Panda

Preeti Kumari

Preeti Sareen

Preeti Bhargava

 

Other publications of authors with the same name

Area-Aware Cache Update Trackers for Postsilicon Validation., , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (5): 1794-1807 (2016)Abridged addressing: a low power memory addressing strategy.. ASP-DAC, page 892-897. IEEE, (2006)Reusing trace buffers to enhance cache performance., , and . DATE, page 572-577. IEEE, (2017)Cache aware compression for processor debug support., , and . DATE, page 208-213. IEEE, (2009)Managing Trace Summaries to Minimize Stalls During Postsilicon Validation., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (6): 1881-1894 (2017)Guest Editor Introduction: Special Issue on Multiprocessor-based Embedded Systems.. Int. J. Parallel Program., 36 (1): 1-2 (2008)Compressing Cache State for Postsilicon Processor Debug., , and . IEEE Trans. Computers, 60 (4): 484-497 (2011)FastFwd: an efficient hardware acceleration technique for trace-driven network-on-chip simulation., , , and . CODES+ISSS, page 247-256. ACM, (2010)Array Interleaving - An Energy-Efficient Data Layout Transformation., , , , and . ACM Trans. Design Autom. Electr. Syst., 20 (3): 44:1-44:26 (2015)An integrated algorithm for memory allocation and assignment in high-level synthesis., , and . DAC, page 608-611. ACM, (2002)