( en | de | ru )

 

Disambiguation of "Hurst, J."

Author of the publication

copydeleteadd this publication to your clipboard
Beauty and the beast: how a bat utilizes forests shaped by outbreaks of an insect pest

, , , , , , and . Animal Conservation, 21 (1): 21--30 (July 2017)
DOI: 10.1111/acv.12359

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tanja Hurst

Brigitte Hürst

Annette Hurst

Andreas Hurst

Walter Hurst

 

Other publications of authors with the same name

A Self-Adaptive XCS, and . Advances in learning classifier systems: Fourth international workshop, IWLCS 2001 (LNAI 2321), Springer-Verlag, Berlin Heidelberg, (2002)Fracture mechanisms for SiC fibers and SiC/SiC composites under stress-rupture conditions at high temperatures., , and . Appl. Math. Comput., 152 (2): 473-481 (2004)Effect of nonlinearity in the CMFB circuit that uses the differential-difference amplifier., and . ISCAS, IEEE, (2006)An analog background calibration technique for time-interleaved analog-to-digital converters., , , and . IEEE J. Solid State Circuits, 33 (12): 1912-1919 (1998)A 20-Msample/s switched-capacitor finite-impulse-response filter using a transposed structure., , and . IEEE J. Solid State Circuits, 30 (12): 1350-1356 (December 1995)An analog DFE for disk drives using a mixed-signal integrator., , and . IEEE J. Solid State Circuits, 34 (5): 592-598 (1999)Analog timing recovery for a noise-predictive decision-feedback equalizer., , and . IEEE J. Solid State Circuits, 38 (2): 338-342 (2003)A 35 Mb/s mixed-signal decision-feedback equalizer for disk drives in 2-μm CMOS., , and . IEEE J. Solid State Circuits, 31 (9): 1258-1266 (1996)A Passive Switched-Capacitor Finite-Impulse-Response Equalizer., , , and . IEEE J. Solid State Circuits, 42 (2): 400-409 (2007)Background interstage gain calibration technique for pipelined ADCs., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 52-I (1): 32-43 (2005)