Author of the publication

PAHD: Perception-Action based Human Decision Making using Explainable Graph Neural Networks on SAR Images.

, , , , and . CoRR, (2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Wijeratne, Sasindu
add a person with the name Wijeratne, Sasindu
 

Other publications of authors with the same name

PAHD: Perception-Action based Human Decision Making using Explainable Graph Neural Networks on SAR Images., , , , and . CoRR, (2024)Exploiting On-Chip Heterogeneity of Versal Architecture for GNN Inference Acceleration., , , , and . FPL, page 219-227. IEEE, (2023)A High Throughput Parallel Hash Table on FPGA using XOR-based Memory., , , , and . CoRR, (2021)Reconfigurable Co-Processor Architecture with Limited Numerical Precision to Accelerate Deep Convolutiosnal Neural Networks., , , and . ASAP, page 1-7. IEEE Computer Society, (2018)Reconfigurable co-processor architecture with limited numerical precision to accelerate deep convolutional neural networks., , , and . CoRR, (2021)Reconfigurable Low-latency Memory System for Sparse Matricized Tensor Times Khatri-Rao Product on FPGA., , and . HPEC, page 1-7. IEEE, (2021)Modeling the Energy Efficiency of GEMM using Optical Random Access Memory., , , , , , and . HPEC, page 1-7. IEEE, (2022)High performance hardware architectures for Intra Block Copy and Palette Coding for HEVC screen content coding extension., , , , , , , , , and 1 other author(s). ASAP, page 164-169. IEEE Computer Society, (2017)Scalable High Performance SDN Switch Architecture on FPGA for Core Networks., , , , and . CoRR, (2019)A High Throughput Parallel Hash Table on FPGA using XOR-based Memory., , , , and . HPEC, page 1-7. IEEE, (2020)