( en | de | ru )

 

Disambiguation of "Civera, Pierluigi"

Author of the publication

copydeleteadd this publication to your clipboard
FPGA-Based Fault Injection for Microprocessor Systems.

, , , , and . Asian Test Symposium, page 304-. IEEE Computer Society, (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Pierluigi Casale

Pierluigi Ramadori

Pierluigi Migliano

Pierluigi Nuzzo

Pierluigi Leone Gatti

 

Other publications of authors with the same name

A Simplified Gate-Level Fault Model for Crosstalk Effects Analysis., , and . DFT, page 31-39. IEEE Computer Society, (2002)Ternary Decision Diagrams with Inverted Edges and Cofactoring - An Application to Discrete Neural Networks Synthesis., and . ISMVL, page 58-64. IEEE Computer Society, (1998)FPGA-Based Fault Injection Techniques for Fast Evaluation of Fault Tolerance in VLSI Circuits., , , , and . FPL, volume 2147 of Lecture Notes in Computer Science, page 493-502. Springer, (2001)New techniques for efficiently assessing reliability of SOCs., , , , and . Microelectron. J., 34 (1): 53-61 (2003)The μ Project: An Experience with a Multimicroprocessor System., , , , and . IEEE Micro, 2 (2): 38-50 (1982)Integrated microcapillary system for microfluidic parasite analysis., , , , , , and . BioCAS, page 118-121. IEEE, (2013)Functional Decomposition through Structural Analysis of Decision Diagrams - the Binary and Multiple-Valued Cases., and . VLSI Design, page 218-. IEEE Computer Society, (1999)Exploiting FPGA-Based Techniques for Fault Injection Campaigns on VLSI Circuits ., , , , and . DFT, page 250-258. IEEE Computer Society, (2001)Exploiting FPGA for Accelerating Fault Injection Experiments., , , , and . IOLTW, page 9-13. IEEE Computer Society, (2001)A low-power Read-Out Circuit and low-cost assembly of nanosensors onto a 0.13 μm CMOS Micro-for-Nano chip., , , , , , and . IWASI, page 125-130. IEEE, (2013)