Author of the publication

Delayed Update Algorithms for Quantum Monte Carlo Simulation on GPU: Extended Abstract.

, , , , , and . XSEDE, page 13:1-13:4. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A throughput maximised parallel architecture for 2D fast Discrete Pascal Transform., , and . Comput. Electr. Eng., 36 (3): 585-591 (2010)A tree search algorithm for low multiplicative complexity logic design., , , , and . Future Gener. Comput. Syst., (2018)A 2.1 pJ/SOP 40nm SNN Accelerator Featuring On-chip Transfer Learning using Delta STDP., , , , , , , , and . ESSCIRC, page 95-98. IEEE, (2021)1.7pJ/SOP Neuromorphic Processor with Integrated Partial Sum Routers for In-Network Computing., , , , , , , , , and 1 other author(s). ISCAS, page 1-5. IEEE, (2023)Compact and low power AES block cipher using lightweight key expansion mechanism and optimal number of S-Boxes., , and . ISPACS, page 108-114. IEEE, (2014)Criticality Aware Soft Error Mitigation in the Configuration Memory of SRAM based FPGA., , , , and . CoRR, (2018)Energy Efficient 0.5V 4.8pJ/SOP 0.93μW Leakage/Core Neuromorphic Processor Design., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (9): 3148-3152 (2021)Stochastic Computing with Spiking Neural P Systems., and . J. Univers. Comput. Sci., 23 (7): 589-602 (2017)A 5.28-mm² 4.5-pJ/SOP Energy-Efficient Spiking Neural Network Hardware With Reconfigurable High Processing Speed Neuron Core and Congestion-Aware Router., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (12): 5081-5094 (2021)A 25 TOPS/W High Power Efficiency Deterministic and Split Stochastic MAC (SC-MAC) Design., , and . VLSI-SoC, page 1-6. IEEE, (2021)