Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

iDocChip - A Configurable Hardware Architecture for Historical Document Image Processing: Text Line Extraction., , , , and . ReConFig, page 1-8. IEEE, (2019)Efficient Hardware Architectures for 1D- and MD-LSTM Networks., , , , , and . J. Signal Process. Syst., 92 (11): 1219-1245 (2020)When Massive GPU Parallelism Ain't Enough: A Novel Hardware Architecture of 2D-LSTM Neural Network., , , and . ACM Trans. Reconfigurable Technol. Syst., 15 (1): 2:1-2:35 (2022)iDocChip: A Configurable Hardware Architecture for Historical Document Image Processing., , , , , and . Int. J. Parallel Program., 49 (2): 253-284 (2021)Correction to: Efficient Hardware Architectures for 1D- and MD-LSTM Networks., , , , , and . J. Signal Process. Syst., 93 (12): 1467 (2021)Efficient hardware accleration of recurrent neural networks = Effiziente Hardwarebeschleunigung rekurrenter neuronaler Netze.. Kaiserslautern University of Technology, Germany, (2022)Embedded Face Recognition for Personalized Services in the Assistive Robotics., , , , , , and . PKDD/ECML Workshops (1), volume 1524 of Communications in Computer and Information Science, page 339-350. Springer, (2021)When Massive GPU Parallelism Ain't Enough: A Novel Hardware Architecture of 2D-LSTM Neural Network., and . FPGA, page 111-121. ACM, (2020)Real-Time Energy Efficient Hand Pose Estimation: A Case Study., , , , , , , and . Sensors, 20 (10): 2828 (2020)iDocChip: A Configurable Hardware Accelerator for an End-to-End Historical Document Image Processing., , , , , and . J. Imaging, 7 (9): 175 (2021)