( en | de | ru )

 

Disambiguation of "Shin, Kang G."

Author of the publication

copydeleteadd this publication to your clipboard
Attack Prevention for Collaborative Spectrum Sensing in Cognitive Radio Networks.

, , , and . IEEE J. Sel. Areas Commun., 30 (9): 1658-1665 (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shin Ho Kang

Dong-Shin Shin

Jeonghun Shin

Kirche als Weltforum: zum Dialogverständnis in kirchlichen Dokumenten seit dem Zweiten Vatikanischen Konzil. Uni München, (2009)

Hyeseon Shin

Koo Cheul Shin

 

Other publications of authors with the same name

Joint Spectrum Allocation and Power Control for Multihop Cognitive Radio Networks., , and . IEEE Trans. Mob. Comput., 10 (7): 1042-1055 (2011)Soft Tamper-Proofing via Program Integrity Verification in Wireless Sensor Networks., and . IEEE Trans. Mob. Comput., 4 (3): 297-309 (2005)Maximizing Communication Concurrency via Link-Layer Packet Salvaging in Mobile Ad Hoc Networks., , and . IEEE Trans. Mob. Comput., 6 (4): 449-462 (2007)Joint Optimal Sensor Selection and Scheduling in Dynamic Spectrum Access Networks., and . IEEE Trans. Mob. Comput., 12 (8): 1532-1545 (2013)PRISM: Improving the Performance of Inverse-Multiplexed TCP in Wireless Networks., and . IEEE Trans. Mob. Comput., 6 (12): 1297-1312 (2007)Opportunistic Access of TV Spectrum Using Cognitive-Radio-Enabled Cellular Networks., and . IEEE Trans. Vehicular Technology, 60 (8): 3853-3864 (2011)Evaluation of Error Recovery Blocks Used for Cooperating Processes., and . IEEE Trans. Software Eng., 10 (6): 692-700 (1984)Allocation of Periodic Task Modules with Precedence and Deadline Constraints., and . IEEE Trans. Computers, 46 (12): 1338-1356 (1997)On Load Balancing in Multicomputer/Distributed Systems Equipped with Circuit or Cut-Through Switching Capability., , and . IEEE Trans. Computers, 49 (9): 947-957 (2000)A RAM Architecture for Concurrent Access and On-Chip Testing., and . IEEE Trans. Computers, 40 (10): 1153-1159 (1991)