( en | de | ru )

 

Disambiguation of "Kosta, Adarsh"

Author of the publication

copydeleteadd this publication to your clipboard
HALSIE - Hybrid Approach to Learning Segmentation by Simultaneously Exploiting Image and Event Modalities.

, , , , and . CoRR, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Adarsh Dharan

Adarsh Krishnamurthy

Kosta Simeonoff

Kosta Schopow

Kosta Nikoloff

 

Other publications of authors with the same name

HALSIE - Hybrid Approach to Learning Segmentation by Simultaneously Exploiting Image and Event Modalities., , , , and . CoRR, (2022)HyperX: A Hybrid RRAM-SRAM partitioned system for error recovery in memristive Xbars., , , , , and . DATE, page 88-91. IEEE, (2022)FEDORA: Flying Event Dataset fOr Reactive behAvior., , , , and . CoRR, (2023)Exploring Neuromorphic Computing Based on Spiking Neural Networks: Algorithms to Hardware., , , , , , and . ACM Comput. Surv., 55 (12): 243:1-243:49 (December 2023)Erratum to "CASH-RAM: Enabling In-Memory Computations for Edge Inference Using Charge Accumulation and Sharing in Standard 8T-SRAM Arrays"., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 10 (4): 588 (2020)Spike-FlowNet: Event-Based Optical Flow Estimation with Energy-Efficient Hybrid Neural Networks., , , , , and . ECCV (29), volume 12374 of Lecture Notes in Computer Science, page 366-382. Springer, (2020)CASH-RAM: Enabling In-Memory Computations for Edge Inference Using Charge Accumulation and Sharing in Standard 8T-SRAM Arrays., , , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 10 (3): 295-305 (2020)HALSIE: Hybrid Approach to Learning Segmentation by Simultaneously Exploiting Image and Event Modalities., , , , and . WACV, page 5952-5962. IEEE, (2024)AcouSkin: Full Surface Contact localization Using Acoustic Waves., , , , , , , and . IROS, page 10821-10828. (2023)RAPID-RL: A Reconfigurable Architecture with Preemptive-Exits for Efficient Deep-Reinforcement Learning., , , , and . ICRA, page 7492-7498. IEEE, (2022)