( en | de | ru )

 

Disambiguation of "Scheffler, Paul"

Author of the publication

copydeleteadd this publication to your clipboard
Soft Tiles: Capturing Physical Implementation Flexibility for Tightly-Coupled Parallel Processing Clusters.

, , , , , , and . ISVLSI, page 44-49. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Paul Scheffler

Paul Friedrich Scheffler

Constance Scheffler

Miriam Scheffler

Ayna Scheffler

 

Other publications of authors with the same name

Near-Memory Parallel Indexing and Coalescing: Enabling Highly Efficient Indirect Access for SpMV., , , , and . CoRR, (2023)AXI-Pack: Near-Memory Bus Packing for Bandwidth-Efficient Irregular Workloads., , , , and . CoRR, (2022)Sparse Stream Semantic Registers: A Lightweight ISA Extension Accelerating General Sparse Linear Algebra., , , , and . CoRR, (2023)Indirection Stream Semantic Register Architecture for Efficient Sparse-Dense Linear Algebra., , , , and . DATE, page 1787-1792. IEEE, (2021)Banshee: A Fast LLVM-Based RISC-V Binary Translator., , , , and . ICCAD, page 1-9. IEEE, (2021)A High-Performance, Energy-Efficient Modular DMA Engine Architecture., , , , , , , and . IEEE Trans. Computers, 73 (1): 263-277 (January 2024)Indirection Stream Semantic Register Architecture for Efficient Sparse-Dense Linear Algebra., , , , and . CoRR, (2020)AXI-Pack: Near-Memory Bus Packing for Bandwidth-Efficient Irregular Workloads., , , , and . DATE, page 1-6. IEEE, (2023)Cheshire: A Lightweight, Linux-Capable RISC-V Host Platform for Domain-Specific Accelerator Plug-In., , , and . CoRR, (2023)A High-performance, Energy-efficient Modular DMA Engine Architecture., , , , , , , and . CoRR, (2023)