( en | de | ru )

 

Disambiguation of "Burg, Andreas"

Author of the publication

copydeleteadd this publication to your clipboard
Editorial TVLSI Positioning - Continuing and Accelerating an Upward Trajectory.

, , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 253-280 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andreas Burg

Andreas Marzell Burg

Josef Burg

Richard Burg

Arnold Burg

 

Other publications of authors with the same name

An 800-MHz Mixed- VT 4T IFGC Embedded DRAM in 28-nm CMOS Bulk Process for Approximate Storage Applications., , , , , and . IEEE J. Solid State Circuits, 53 (7): 2136-2148 (2018)Silicon implementation of an MMSE-based soft demapper for MIMO-BICM., , , , , and . ISCAS, IEEE, (2006)Investigating the Potential of Custom Instruction Set Extensions for SHA-3 Candidates on a 16-bit Microcontroller Architecture., , and . IACR Cryptology ePrint Archive, (2012)LoRa Digital Receiver Analysis and Implementation., , , and . CoRR, (2018)Impact of Memory Voltage Scaling on Accuracy and Resilience of Deep Learning Based Edge Devices., , , , , , , , , and . IEEE Des. Test, 37 (2): 84-92 (2020)GC-eDRAM With Body-Bias Compensated Readout and Error Detection in 28-nm FD-SOI., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (12): 2042-2046 (2019)Adding Indoor Capacity Without Fiber Backhaul: A mmWave Bridge Prototype., , and . CoRR, (2021)A 4-Transistor nMOS-Only Logic-Compatible Gain-Cell Embedded DRAM With Over 1.6-ms Retention Time at 700 mV in 28-nm FD-SOI., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (4): 1245-1256 (2018)OpenCSI: An Open-Source Dataset for Indoor Localization Using CSI-Based Fingerprinting., , , and . CoRR, (2021)Configurable high-throughput decoder architecture for quasi-cyclic LDPC codes., , , and . ACSCC, page 1137-1142. IEEE, (2008)