( en | de | ru )

 

Disambiguation of "Raychowdhury, Arijit"

Author of the publication

copydeleteadd this publication to your clipboard
Arbitrary Two-Pattern Delay Testing Using a Low-Overhead Supply Gating Technique.

, , , and . J. Electron. Test., 24 (6): 577-590 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Arijit Ghosh

Arijit Kundu

Arijit Maitra

Arijit Biswas

Arijit Mukherjee

 

Other publications of authors with the same name

Analysis of super cut-off transistors for ultralow power digital logic circuits., , , and . ISLPED, page 2-7. ACM, (2006)SCNIFFER: Low-Cost, Automated, EfficientElectromagnetic Side-Channel Sniffing., , , , and . CoRR, (2019)Transfer and Online Reinforcement Learning in STT-MRAM Based Embedded Systems for Autonomous Drones., , , and . DATE, page 1489-1494. IEEE, (2019)Spin torque devices in embedded memory: model studies and design space exploration.. ICCAD, page 572-575. IEEE, (2013)Modeling and analysis of digital linear dropout regulators with adaptive control for high efficiency under wide dynamic range digital loads., , , and . DATE, page 1-6. European Design and Automation Association, (2014)An Ultra-Low Power, Älways-On" Camera Front-End for Posture Detection in Body Worn Cameras Using Restricted Boltzman Machines., , and . IEEE Trans. Multi Scale Comput. Syst., 1 (4): 187-194 (2015)Guest Editorial Introduction to the Special Issue on the 2022 IEEE International Solid-State Circuits Conference (ISSCC)., , , , and . IEEE J. Solid State Circuits, 58 (1): 3-7 (2023)A 45 nm Resilient Microprocessor Core for Dynamic Variation Tolerance., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 46 (1): 194-208 (2011)A 65nm Thermometer-Encoded Time/Charge-Based Compute-in-Memory Neural Network Accelerator at 0.735pJ/MAC and 0.41pJ/Update., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (4): 1408-1412 (2021)A Practical Design-Space Analysis of Compute-in-Memory With SRAM., and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (4): 1466-1479 (2022)