( en | de | ru )

 

Disambiguation of "Pomeranz, Irith"

Author of the publication

copydeleteadd this publication to your clipboard
Storage-Based Logic Built-In Self-Test With Cyclic Tests.

. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (9): 3118-3122 (September 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Irith Baumann

Irith Wiegand

Irith Bittmann

Alexander Pomeranz

Irith Bittmann

 

Other publications of authors with the same name

Storage Based Built-In Test Pattern Generation Method for Close-to-Functional Broadside Tests.. IOLTS, page 1-4. IEEE, (2020)Reset and partial-reset-based functional broadside tests., and . IET Comput. Digit. Tech., 6 (4): 232-239 (2012)RETRO: Reintroducing Tests for Improved Reverse Order Fault Simulation.. IEEE Trans. Very Large Scale Integr. Syst., 28 (8): 1930-1934 (2020)Static Test Compaction for Scan-Based Designs to Reduce Test Application Time., and . J. Electron. Test., 16 (5): 541-552 (2000)Reducing test-data volume using P-testable scan chains in circuits with multiple scan chains.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (10): 1465-1478 (2004)A Multicycle Test Set Based on a Two-Cycle Test Set With Constant Primary Input Vectors.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 34 (7): 1124-1132 (2015)n-pass n-detection fault simulation and its applications., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 21 (8): 980-986 (2002)Subsets of Primary Input Vectors in Sequential Test Generation for Single Stuck-at Faults.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 30 (10): 1579-1583 (2011)Vector replacement to improve static-test compaction forsynchronous sequential circuits., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 20 (2): 336-342 (2001)Reverse Low-Power Broadside Tests.. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (3): 742-746 (2020)