This library package provides several forward error correction (FEC) decoders and accelerated primitives useful in digital signal processing (DSP). Except for the Reed-Solomon codecs, these functions take full advantage of the MMX, SSE and SSE2 SIMD instruction sets on Intel/AMD IA-32 processors and the Altivec/VMX/Velocity Engine SIMD instruction set on the G4 and G5 PowerPC.
C. Berrou, A. Glavieux, and P. Thitimajshima. Communications, 1993. ICC '93 Geneva. Technical Program, Conference Record, IEEE International Conference on, 2, page 1064-1070 vol.2. (May 1993)
Cai, L., Gajski, and D.. CODES+ISSS '03: Proceedings of the 1st IEEE/ACM/IFIP International Conference on Hardware/software Codesign and System Synthesis, page 19--24. New York, NY, USA, ACM Press, (2003)
M. Cheraghchi, V. Guruswami, and A. Velingker. Proceedings of the Twenty-Fourth Annual ACM-SIAM Symposium on Discrete Algorithms, page 432--442. SIAM, (2013)