Implementation of D Flip Flop using CMOS Technology
K. Sirisha. International Journal of Trend in Scientific Research and Development, 4 (3):
624-626(April 2020)
Abstract
In this paper, D flip flop has been designed and layout simulated using 32nm technology. This schematic of d flip flop has been designed using and its equivalent layout is created using Micro wind tools. The performance has been Analysed and compared in terms of area and power and delay. These proposed circuits are investigated in terms of area and power consumption and delay. K. Srilatha | B. Pujitha | M. V. Sirisha "Implementation of D Flip-Flop using CMOS Technology" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-4 | Issue-3 , April 2020, URL: https://www.ijtsrd.com/papers/ijtsrd30554.pdf
%0 Journal Article
%1 noauthororeditor
%A Sirisha, K. Srilatha | B. Pujitha | M. V.
%D 2020
%J International Journal of Trend in Scientific Research and Development
%K DSCH Dfilpflop MICROWIND and layouts software
%N 3
%P 624-626
%T Implementation of D Flip Flop using CMOS Technology
%U https://www.ijtsrd.com/engineering/electronics-and-communication-engineering/30554/implementation-of-d-flipflop-using-cmos-technology/k-srilatha
%V 4
%X In this paper, D flip flop has been designed and layout simulated using 32nm technology. This schematic of d flip flop has been designed using and its equivalent layout is created using Micro wind tools. The performance has been Analysed and compared in terms of area and power and delay. These proposed circuits are investigated in terms of area and power consumption and delay. K. Srilatha | B. Pujitha | M. V. Sirisha "Implementation of D Flip-Flop using CMOS Technology" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-4 | Issue-3 , April 2020, URL: https://www.ijtsrd.com/papers/ijtsrd30554.pdf
@article{noauthororeditor,
abstract = {In this paper, D flip flop has been designed and layout simulated using 32nm technology. This schematic of d flip flop has been designed using and its equivalent layout is created using Micro wind tools. The performance has been Analysed and compared in terms of area and power and delay. These proposed circuits are investigated in terms of area and power consumption and delay. K. Srilatha | B. Pujitha | M. V. Sirisha "Implementation of D Flip-Flop using CMOS Technology" Published in International Journal of Trend in Scientific Research and Development (ijtsrd), ISSN: 2456-6470, Volume-4 | Issue-3 , April 2020, URL: https://www.ijtsrd.com/papers/ijtsrd30554.pdf
},
added-at = {2020-06-10T07:28:13.000+0200},
author = {Sirisha, K. Srilatha | B. Pujitha | M. V.},
biburl = {https://www.bibsonomy.org/bibtex/2a822ae70baf98382c8d89d9e1febd891/ijtsrd},
interhash = {4486f8dce75fad5416dac90eddf77799},
intrahash = {a822ae70baf98382c8d89d9e1febd891},
issn = {2456-6470},
journal = {International Journal of Trend in Scientific Research and Development},
keywords = {DSCH Dfilpflop MICROWIND and layouts software},
language = {English},
month = {April},
number = 3,
pages = {624-626},
timestamp = {2020-06-10T07:28:13.000+0200},
title = {Implementation of D Flip Flop using CMOS Technology
},
url = {https://www.ijtsrd.com/engineering/electronics-and-communication-engineering/30554/implementation-of-d-flipflop-using-cmos-technology/k-srilatha},
volume = 4,
year = 2020
}